

UNITED STATES PATENT APPLICATION

FOR

**METHOD AND APPARATUS FOR ALIAS ANALYSIS FOR
RESTRICTED POINTERS**

INVENTORS:

Arch D. Robison

Prepared by:

Blakely, Sokoloff, Taylor & Zafman
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(408) 720-8598

Attorney's Docket No. 042390.P11908

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number: EL857446070US Date of Deposit: September 27, 2001

I hereby certify that I am causing this paper or fee to be deposited with the United States
Postal Service "Express Mail Post Office to Addressee" service on the date indicated above
and that this paper or fee has been addressed to the Commissioner for Patents,
Washington, D. C. 20231

Virginia Velazquez

(Typed or printed name of person mailing paper or fee)

Virginia Velazquez
(Signature of person mailing paper or fee)

September 27, 2001

(Date signed)

METHOD AND APPARATUS FOR ALIAS ANALYSIS FOR RESTRICTED POINTERS

BACKGROUND OF THE INVENTION

Field of the invention

[0001] The invention relates to the field of compilers. More specifically the invention relates to a method and system for alias analysis for restricted pointers for code compilation.

Background of the Invention

[0002] Programming languages, such as C, support qualifiers such as “restrict” to denote a special type of pointer. It should be noted that the “restrict” qualifier defines the type of pointer and not the data type of the object accessed by the pointer. Declaring a restricted pointer indicates that in the restricted pointer’s scope, its target will not be accessed through any pointer that was not copied from the restricted pointer.

Furthermore, the rules dictate that two restricted pointers cannot be used to access the same object while they are both within scope. Once a pointer is declared as restricted, the compiler can presume that the restricted pointer is not improperly aliased by other pointers. This presumption allows a compiler to optimize a program code segment where the optimized code delivers reliable results. Optimized program code segments have faster execution times than non-optimized code segments. Therefore, compiler optimization assists programmers in creating faster running programs.

[0003] Because “restrict” analysis of pointers outside the scope of a pointer is complicated, current techniques perform analysis for those “restrict” pointers that are parameters or are declared in the outermost block scope for a given set of code. With this approach, code in the outermost scope may be optimized with regard to a “restrict” pointer analysis. However, inner-scope code blocks cannot be reliably optimized. Analyzing restricted pointers outside their scope will allow compilers to reliably optimize inner-scope code blocks.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] The invention may best be understood by referring to the following description and accompanying drawings that are used to illustrate embodiments of the invention. In the drawings:

[0005] **Figure 1** illustrates an exemplary system 100 for performing an analysis for “restricted” pointers according to embodiments of the present invention.

[0006] **Figure 2** illustrates a data flow diagram for generation of a number of executable program units according to one embodiment of the invention.

[0007] **Figure 3** is a block diagram illustrating a method for performing alias analysis of restricted pointers according to one embodiment of the invention.

[0008] **Figure 4** is a set of instructions containing restricted pointers, according to embodiments of the present invention.

[0009] **Figure 5** is a lattice used according to one embodiment of the invention.

[0010] **Figure 6** is a block diagram illustrating a method for determining the flow of pointers according to one embodiment of the invention.

[0011] **Figure 7** illustrates a corresponding pseudo code for the method illustrated in Figure 6 for determining the flow of pointers, according to embodiments of the present invention.

[0012] **Figure 8** is a table illustrating the results of method 600 according to one embodiment of the invention.

[0013] **Figure 9** is a flow chart illustrating a method for determining the scope of restricted pointers relative to other pointers in a code segment, according to embodiments of the present invention.

[0014] **Figure 10** is a pseudo code procedure for determining the scope of restricted pointers relative to other pointers in a code segment.

[0015] **Figure 11** is a matrix illustrating the results of a method for determining the scope of restricted pointers relative to other pointers in a code segment.

[0016] **Figure 12** illustrates a flowchart for determining whether two pointers could be aliases, according to embodiments of the present invention.

[0017] **Figure 13** illustrates a corresponding pseudo code for determining whether two pointers could be aliases, according to embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0018] A method and system for alias analysis for restricted pointers are described. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention may be practiced without these specific details. Additionally, embodiments of the present invention are described within the C programming language. However, this is by way of example and not by way of limitation, as embodiments of the present invention can be incorporated into any other programming language that incorporates alias analysis into compilation of code written into such languages. For example, in one embodiment, the methods and system for restrict analysis provided herein could be employed in the Formula Translation (“FORTRAN”) programming language.

[0019] **Figure 1** illustrates an exemplary system 100 for performing an analysis for “restricted” pointers according to embodiments of the present invention. Although described in the context of system 100, the present invention may be implemented in any suitable computer system comprising any suitable one or more integrated circuits.

[0020] As illustrated in Figure 1, computer system 100 comprises processor 102. Computer system 100 also includes processor bus 110, and chipset 120. Processor 102 and chipset 120 are coupled to processor bus 110. Processor 102 may each comprise any suitable processor architecture and for one embodiment comprise an Intel® Architecture used, for example, in the Pentium® family of processors available from Intel® Corporation of Santa Clara, California. Computer system 100 for other embodiments may comprise one, three, or more processors any of which may execute a set of instructions that are in accordance with embodiments of the present invention.

[0021] Chipset 120 for one embodiment comprises memory controller hub (MCH) 130, input/output (I/O) controller hub (ICH) 140, and firmware hub (FWH) 170. MCH 130, ICH 140, and FWH 170 may each comprise any suitable circuitry and for one embodiment is each formed as a separate integrated circuit chip. Chipset 120 for other embodiments may comprise any suitable one or more integrated circuit devices.

[0022] MCH 130 may comprise any suitable interface controllers to provide for any suitable communication link to processor bus 110 and/or to any suitable device or component in communication with MCH 130. MCH 130 for one embodiment provides suitable arbitration, buffering, and coherency management for each interface.

[0023] MCH 130 is coupled to processor bus 110 and provides an interface to processors 102 and 104 over processor bus 110. Processor 102 and/or processor 104 may alternatively be combined with MCH 130 to form a single chip. MCH 130 for one embodiment also provides an interface to a main memory 132 and a graphics controller 134 each coupled to MCH 130. Main memory 132 stores data and/or instructions, for example, for computer system 100 and may comprise any suitable memory, such as a dynamic random access memory (DRAM) for example. Graphics controller 134 controls the display of information on a suitable display 136, such as a cathode ray tube (CRT) or liquid crystal display (LCD) for example, coupled to graphics controller 134. MCH 130 for one embodiment interfaces with graphics controller 134 through an accelerated graphics port (AGP). Graphics controller 134 for one embodiment may alternatively be combined with MCH 130 to form a single chip.

[0024] MCH 130 is also coupled to ICH 140 to provide access to ICH 140 through a hub interface. ICH 140 provides an interface to I/O devices or peripheral components for computer system 100. ICH 140 may comprise any suitable interface controllers to provide for any suitable communication link to MCH 130 and/or to any suitable device or component in communication with ICH 140. ICH 140 for one embodiment provides suitable arbitration and buffering for each interface.

[0025] For one embodiment, ICH 140 provides an interface to one or more suitable integrated drive electronics (IDE) drives 142, such as a hard disk drive (HDD) or compact

disc read only memory (CD ROM) drive for example, to store data and/or instructions for example, one or more suitable universal serial bus (USB) devices through one or more USB ports 144, an audio coder/decoder (codec) 146, and a modem codec 148. ICH 140 for one embodiment also provides an interface through a super I/O controller 150 to a keyboard 151, a mouse 152, one or more suitable devices, such as a printer for example, through one or more parallel ports 153, one or more suitable devices through one or more serial ports 154, and a floppy disk drive 155. ICH 140 for one embodiment further provides an interface to one or more suitable peripheral component interconnect (PCI) devices coupled to ICH 140 through one or more PCI slots 162 on a PCI bus and an interface to one or more suitable industry standard architecture (ISA) devices coupled to ICH 140 by the PCI bus through an ISA bridge 164. ISA bridge 164 interfaces with one or more ISA devices through one or more ISA slots 166 on an ISA bus.

[0026] ICH 140 is also coupled to FWH 170 to provide an interface to FWH 170. FWH 170 may comprise any suitable interface controller to provide for any suitable communication link to ICH 140. FWH 170 for one embodiment may share at least a portion of the interface between ICH 140 and super I/O controller 150. FWH 170 comprises a basic input/output system (BIOS) memory 172 to store suitable system and/or video BIOS software. BIOS memory 172 may comprise any suitable non-volatile memory, such as a flash memory for example.

[0027] Additionally, computer system 100 includes compiler unit 180 and linker unit 182. In an embodiment, compiler unit 180 and linker unit 182 can be processes or tasks that can reside within main memory 132 and/or processor 102 and can be executed within processor 102. However, embodiments of the present invention are not so limited, as compiler unit 180 and linker unit 182 can be different types of hardware (such as digital logic) executing the processing described herein (which is described in more detail below).

[0028] Accordingly, computer system 100 includes a machine-readable medium on which is stored a set of instructions (i.e., software) embodying any one, or all, of the methodologies to be described below. For example, software can reside, completely or at

least partially, within main memory 132 and/or within processor 102. For the purposes of this specification, the term "machine-readable medium" shall be taken to include any mechanism that provides (i.e., stores and/or transmits) information in a form readable by a machine (e.g., a computer). For example, a machine-readable medium includes read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.); etc.

[0029] Figure 2 illustrates a data flow diagram for generation of a number of executable program units that include instances of alias analysis for restricted pointers according to one embodiment of the invention. Program unit(s) 202 can be one to a number of such program units inputted into compiler unit 180. Examples of a program unit include a program or module, or a subroutine or function within a given program. In one embodiment, program unit(s) 202 are source code. The types of source code may include, but are not limited to, C, C++, Fortran, Java, Pascal, etc. However, embodiments of the present invention are not limited to program unit(s) 202 being written at the source code level. In other embodiments, such units can be at other levels, such as assembly code. Moreover, executable program unit(s) 208 that are output from linker unit 182 (which is described in more detail below) can be executed in a multi-processor shared memory environment. Other embodiments may defer the analysis until program execution time.

[0030] Compiler unit 180 receives program units 202 and generates object code 204. Compiler unit 180 can be different compilers for different operating systems and/or different hardware. In an embodiment, the compilation of translated program unit(s) 202 is based on the C99 standard (ISO/IEC 9899:1999 (E)).

[0031] Linker unit 182 receives object code 204 and runtime library 206 and generates executable code 208. Runtime library 206 can include one to a number of different functions or routines that are incorporated into the object code 204. Additionally, executable program unit(s) 204 can be executed across a number of different operating

system platforms, including, but not limited to, different versions of UNIX, Microsoft WindowsTM, real time operating systems such as VxWorksTM, etc.

[0032] **Figure 3** is a block diagram illustrating a method for performing alias analysis of restricted pointers according to one embodiment of the invention. More specifically, Figure 3 contains method 300, employed by compiler unit 180 for performing alias analysis of restricted pointers. Method 300 commences with the creation of sets R, P, and D for a given code segment, at process block 302. Set R is the set of restricted pointer variables in the given code segment. Set P is the set of pointer variables that are formal parameters not in set R. Set D is the set of all pointer variables used for indirect memory accesses.

[0033] To help illustrate, **Figure 4** is a set of instructions containing restricted pointers, according to embodiments of the present invention. More specifically, Figure 4 contains program 400, a C language program comprising restricted pointers. Beginning with Figure 4, in program 400, the pointer variable 'a' is declared as a "restrict" pointer. Declaring a restricted pointer using the restrict qualifier indicates that in the restricted pointer's scope, its target will not be accessed through any pointer that was not copied from the restricted pointer. An access may be in the form of an indirect read or write through a pointer. Scope is the portion of the program to which a declaration applies. In an embodiment, in the C programming language, scope is denoted by an open brace ('{') followed by a close brace ('}'). There may be many open and close braces nested together, denoting inner scopes and outer scopes. For example, in program 400 line 425, the scope of restricted pointer 'b' begins with the open brace on line 420 and ends with the close brace on line 445. However, the program block containing 'b' is within the scope of the block beginning with the open brace on line 410 and ending with the closed brace on line 495. Therefore, 'b' is restricted within an inner scope block.

[0034] In program 400, upon entry, pointer 'a' is the sole access path to whatever entities it is used to access. Other pointers declared as restricted pointers are 'b', 'c', 'd', and 'e'. Referring to line 425 of program 400, the assignment "float * restrict b=a-k" means that within the scope of pointer 'b', pointer 'b' is the sole initial access path to

whatever memory locations pointer 'b' is used to access. However, restricted pointer 'b' can be copied to unrestricted pointers as in "y=b+i", at program 400 line 435. When a pointer is outside of its scope, "restrict" is inapplicable, and thus does not indicate that two pointers will not be used to access the same object. For example, referring to program 400 line 130, 'd[j]' and 'b' could reference the same memory location because 'd[j]' is outside the scope of 'b', and 'b' is outside the scope of 'd[j]'.

[0035] Returning to Figure 3, to help illustrate how sets R, P, and D are determined, at process block 302, if the given code segment is program 400, the sets are as follows: $R = \{ 'a', 'b', 'c', 'd', 'e' \}$, $P = \{ 'x' \}$, and $D = \{ 'a', 'b', 'c', 'd', 'e', 'x', 'y' \}$. Associated with each element p in set D is a unique integer index, denoted ROW(p). The notation ROW(D) denotes the set of all such integer indices. Compiler unit 180 determines base pointers for nonrestricted pointers, at process block 304. One embodiment of a method for determining base pointers for nonrestricted pointers is illustrated in figures 6 and 7, and discussed in greater detail below. At process block 306, compiler unit 180 determines the scope of each restricted pointer relative to the scope of all pointers for a given code segment. An embodiment of a method for determining the scope of each restricted pointer relative to the scope of all pointers is illustrated in figures 9 and 10, and discussed in greater detail below. At process block 308, compiler unit 180 determines whether pointers could be aliases based on the base pointer and scope information acquired at process blocks 404 and 406, respectively. An embodiment of a method for determining whether pointers could be aliases is illustrated in figures 12 and 13, and discussed in greater detail below.

[0036] **Figure 5** is a lattice used according to one embodiment of the invention. In an embodiment, a record used for union-find operations is associated with each pointer variable. Union-find operations include a union operation and a find operation. The union operation combines given elements into a set, and the find operation returns a token representative of the set. The record also contains a "col" field, which holds a lattice value from lattice 500. Lattice 500 has a top "T", a bottom "L", and an element for each element in $R \cup P$. In the lattice, top represents having a choice of any of the elements in

the lattice, while bottom ("⊥") represents having no choice of elements. Given a variable x , the notation $REP(x)$ means a reference to the corresponding representative record in its union-find set. Thus $REP(x).col$ denotes the lattice value associated with the union-find set.

[0037] **Figure 6** is a block diagram illustrating a method for determining the flow of pointers according to one embodiment of the invention. This flow analysis illustrated by method 600 is done to determine which pointers are based on pointers in $R \cup P$. Each pointer that is assigned the value of another pointer from $R \cup P$ in an instruction within a given code segment is said to have the other pointer as its "base" pointer. To further illustrate, **Figure 7** includes a corresponding pseudo code for the method illustrated in **Figure 6** for determining the flow of pointers, according to embodiments of the present invention. In an embodiment, compiler unit 180 uses sets R , P , and D created by executing method 400, as described above. At process block 602, compiler unit 180 begins method 600 by initializing a table of pointer variables. Additionally, the corresponding pseudo code within pseudo code 700 of **Figure 7** is shown by pseudo code block 702. Compiler unit 180 executes the loop in pseudo code 700 to initialize each table location. For each pointer w in set D , if $w \in (R \cup P)$, compiler unit 180 puts the value w in the table at row w , second column, otherwise it puts 'T'. Thus, initially, parameters and restricted pointers are considered as being their own base pointers. Also, initially, pointers that are not parameters or restricted pointers are given base pointer values of 'T' because compiler unit 180 may later determine the base pointer is a parameter or restricted pointer. That is, referring to lattice 500, a pointer's base pointer may be chosen from the lattice elements.

[0038] **Figure 8** is a table illustrating the results of method 600 according to one embodiment of the invention. In an embodiment, the table is an n by 2 matrix having n rows, one for each pointer in set D . The table has two columns, one for the pointers in set D , and one for base pointers associated with each pointer in set D . For example, in **figure 8**, table 800 has seven rows, one for each pointer in program 400. Also, table 800 has two

columns, one for each pointer in program 400, and another for base pointers associated with each pointer in program 400.

[0039] Referring to figure 6, at process block 604, compiler unit 180 gets the next instruction from a block of code taken as input. For example, taking program 400 as input, compiler unit 180 gets the following instruction from line 415 : a[0]=x[0]. (Line 410 merely declares the interface to routine bar, and hence is not an instruction.) At process block 606, compiler unit 180 determines whether the instruction modifies a pointer contained in the instruction. For example, the program 400 instruction at line 425 modifies pointer 'b'. That is, after processor 102 executes that instruction, pointer 'b' points to a new location. If the instruction does not modify a pointer, compiler unit 180 gets the next instruction, at process block 604. Conversely, if the instruction modifies a pointer, compiler unit 180 continues method 600 at process block 607. At process block 607, compiler unit 180 gets the next pointer 'y' modified by the instruction. At process block 608, compiler unit 180 determines whether the modified pointer is a restricted pointer. In one embodiment, compiler unit 180 determines whether pointers are restricted pointers by comparing them with each element in set R. If the modified pointer is a restricted pointer, compiler unit 180 gets the next instruction, at process block 604. For example, consider the instruction at line 340 of program 400. This instruction modifies pointer 'b', and pointer 'b' is a restricted pointer. Because 'b' is a restricted pointer, no further analysis is needed, as "b's" base pointer was recorded in the table upon initialization.

[0040] If compiler unit 180 determines that the modified pointer is a local pointer, at process block 610, it goes to process block 616, otherwise it goes to process block 612, where compiler unit 180 determines whether another pointer is modified in the instruction. If another pointer is modified in the instruction, method 600 continues at process block 607. If no other pointer is modified in the instruction, compiler unit 180 determines whether the instruction is the last instruction, at process block 614. Method 600 ends at process block 630 if the instruction was the last instruction, otherwise it retrieves the next instruction at process block 604. In an embodiment, a local pointer is a

element value for $\text{REP}(b).\text{col}$ is 'b'. Because both element values are the same, $\text{REP}(y).\text{col}$ meet $\text{REP}(b).\text{col}$ is 'b'.

[0044] If $\text{REP}(x).\text{col}$ meet $\text{REP}(y).\text{col}$ equals " \perp ", compiler unit 180 puts the value " \perp " in the table at x's row, column 2, at process block 618. If $\text{REP}(x).\text{col}$ meet $\text{REP}(y).\text{col}$ does not equal " \perp ", the compiler unit 180 assigns variable rz the result of $\text{UNIFY}(\text{REP}(y), \text{REP}(x))$, at process block 626. The function $\text{UNIFY}(\text{REP}(y), \text{REP}(x))$ unifies the sets containing $\text{REP}(y)$ and $\text{REP}(x)$ returning one set as its result. For example, for program 400 pointers 'a' and 'b', $\text{UNIFY}(\text{REP}(a), \text{REP}(b))$ returns the set {a, b}.

[0045] At process block 628, compiler unit 180 puts the value $\text{REP}(x).\text{col}$ meet $\text{REP}(y).\text{col}$ into the table at row rz, second column. Additionally, the corresponding pseudo code within pseudo code 700 of Figure 7 is shown by pseudo code block 704. Upon completing process block 628, compiler unit 180 continues method 600 at process block 614. Compiler unit 180 continues performing method 600 operations until it reaches the end of the given code segment, at process block 630.

[0046] Performing method 600 while using program 400 as input, creates table 800. The flow analysis performed by method 600 is done to determine which pointers are based on pointers in $R \cup P$. As noted above, $R \cup P$ is the set containing all restricted pointers and all pointers that are parameters. Each pointer that is assigned the value of another pointer in $R \cup P$ is said to have the other pointer as its "base" pointer. Also each pointer in $R \cup P$ is said to be its own base pointer. Referring to program 400, pointers 'a', 'b', 'c', 'd', 'e', and 'x' are in $R \cup P$, hence they are their own base pointers. Therefore, the first six entries in the second column of table 800 are identical to the first six entries in column one. As for pointer 'y', compiler unit 180 determined that its base pointer was 'b'; thus 'b' appears in the last row, second column, of table 800. In one embodiment, the table constructed by performing method 600 will be used by method 1200, as described below.

[0047] **Figure 9** is a flow chart illustrating a method for determining the scope of restricted pointers relative to other pointers in a code segment, according to embodiments

of the present invention. **Figure 10** is a pseudo code procedure for determining the scope of restricted pointers relative to other pointers in a code segment. More specifically, Figure 10 contains pseudo code 1000 for determining the scope of restricted pointers according to and corresponding with method 900. At process block 901, compiler unit 180 initializes all values of an $n \times m$ matrix. The matrix has a row for every pointer in set D, and a column for every pointer in set R. The corresponding pseudo code is contained in pseudo code block 1002. **Figure 11** is a matrix illustrating the results of a method for determining the scope of restricted pointers relative to other pointers in a code segment. Figure 11 contains matrix 1100, which has 7 rows, one for each pointer used in an indirect reference, and 5 columns, one for each restricted pointer. Pseudo code block 1002 contains the corresponding pseudo code for initializing the matrix. In an embodiment, compiler unit 180 executes the loops contained in pseudo code block 1002 to initialize every matrix location to "true". "True" is indicated by a blank entry in matrix 1100.

[0048] At process block 902, compiler unit 180 gets the next instruction in the code segment. At process block 904, if the instruction indirectly reads or writes through a pointer, method 900 continues with process block 906. At process block 906, compiler unit 180 goes to the next indirect read or write through a pointer. The pointer is denoted as 'y'. At process block 908, compiler unit 180 assigns "false" to every matrix location corresponding to that pointer and to each restricted pointer that is out of scope when the instruction executes. For example, the instruction on line 320 of program 400 indirectly writes through pointer 'a'. When the instruction executes, restricted pointers 'b', 'c', 'd', and 'e' are not in scope, so compiler unit 180 sets the corresponding row 'a' matrix entries to "false". Pseudo code block 1004 contains the corresponding pseudo code. On line 1040 of pseudo code 1000, compiler unit 180 determines which matrix row contains the indirectly read or written pointer. On lines 1045-1055 of pseudo code 1000, compiler unit 180 determines whether the pointer's base pointer is a restricted pointer or a parameter. If the base pointer is a restricted pointer or a parameter, compiler unit 180 determines which restricted pointers are not in scope when the instruction executes.

Compiler unit 180 assigns the value “false” to each matrix location corresponding to the pointer and to the out of scope restricted pointer.

[0049] Referring to Figure 9, at process block 910 compiler unit 180 determines whether there are any more indirect reads or writes through pointers. If there are more indirect reads or writes through pointers, method 900 continues at process block 906, otherwise method 900 continues at process block 912. At process block 912, compiler unit 180 determines whether the instruction was the last instruction in the given code segment. If it is the last instruction, compiler unit 180 ends method 900 at process block 914, otherwise it gets the next instruction, at process block 902.

[0050] Referring to Figure 11, matrix 1100 illustrates the results of performing method 900 on program 400. An “x” mark represents a matrix location containing a value of “false”. As noted above, “false” indicates that the restricted pointer in that column is out of scope for an instruction that indirectly reads or writes through the pointer in the corresponding row. A blank location indicates true. That is, the corresponding restricted pointer is in scope when the corresponding pointer is indirectly read or written through. For example, consider the following instruction at program 400 line 415: `a[0] = x[0]`. Restricted pointers ‘b’, ‘c’, ‘d’, and ‘e’ are out of scope when this instruction executes, so their corresponding matrix locations are set to “false”. Restricted pointer ‘a’ is in scope, so its location is left blank.

[0051] **Figure 12** illustrates a flowchart for determining whether two pointers could be aliases, according to embodiments of the present invention. Figure 12 contains method 1200 for determining whether two pointers could be aliases for the same memory location. **Figure 13** illustrates a corresponding pseudo code for determining whether two pointers could be aliases, according to embodiments of the present invention. Figure 13 contains pseudo code 1300 for determining whether two pointers could be aliases. Method 1200 commences at process block 1202, where compiler unit 180 takes two pointers as input. The input pointers are ptr1 and ptr2. At process block 1204, compiler unit 1204 determines whether the pointers have the same base pointer. In an embodiment, compiler unit 180 looks up each pointer’s base pointer in the table

10/26/2016 10:23:09 AM

[0054] The corresponding pseudo code is contained in pseudo code block 1304 of pseudo code 1300. In one embodiment, in pseudo code block 1304, the values for MATRIX[ROW(x),j] and MATRIX[ROW(y),i] are retrieved from the matrix created when compiler unit 180 performed method 900. Therefore, if base pointers i and j are restricted pointers, and if the corresponding matrix values equal “true”, program 1300 returns “false”.

[0055] Referring to figure 12, at process block 1212, compiler unit 180 determines whether ptr1’s base pointer is a restricted pointer and whether ptr2’s base pointer is a parameter. In an embodiment, compiler unit 180 determines whether the base pointers are restricted pointers or parameters by comparing the base pointers retrieved from the table created by performing method 600 to each pointer in sets P and R. If ptr1’s base pointer is not restricted or if ptr2’s base pointer is not a parameter, compiler unit 180 goes to process block 1218. However, if ptr1’s base pointer is a restricted pointer and ptr2’s base pointer is a parameter, compiler unit 180 determines whether ptr1 is in scope when ptr2 is indirectly read or written, at process block 1214. In an embodiment, compiler unit 180 determines whether a pointer has been indirectly read or written through by looking in the matrix formed by performing method 900. If ptr1 is in scope, method 1200 returns “false”, at process block 1216.

[0056] For example, for the pointers ‘a’ and ‘x’ from program 400, let ‘a’ be ptr1 and ‘x’ be ptr2. Because ‘a’ has a restricted base pointer and ‘x’ has a parameter base pointer, method 1200 determines whether ‘a’ is in scope when ‘x’ is indirectly read or written through. In this example, ‘a’ is in scope when ‘x’ is indirectly read, on line 415 of program 400. In matrix 1100, the entry at row ‘a’ column ‘x’ is blank. As noted above, a blank entry indicates “true”. Therefore, method 1200 returns “false”, indicating that the pointers cannot be alias for the same memory location.

[0057] Referring to Figure 12, if ptr1 is not in scope, compiler unit continues at process block 1218. The corresponding pseudo code is contained in pseudo code block 1306. In pseudo code block 1306 of pseudo code 1300, compiler unit 180 determines whether ptr1’s base pointer is a restricted pointer and whether ptr2’s base pointer is a

parameter. If ptr1's base pointer is restricted and ptr2's base pointer is a parameter, compiler unit 180 determines whether the value at MATRIX[ROW(y),i] is "true". If MATRIX[ROW(y),i] is true, pseudo code 1300 returns "false". Therefore ptr1 and ptr2 cannot be aliases for the same memory location.

[0058] Referring to figure 12, at process block 1218, compiler unit 180 determines whether ptr1's base pointer is a parameter and whether ptr2's base pointer is a restricted pointer. In an embodiment, compiler unit 180 determines whether the base pointers are restricted pointers or parameters by comparing the base pointers retrieved from the table created by performing method 600 to each pointer in sets P and R. If ptr1's base pointer is not a parameter or if ptr2's base pointer is not a restricted pointer, method 1200 returns "false", at process block 1222. If ptr1's base pointer is a parameter and ptr2's base pointer is a restricted pointer, compiler unit 180 goes to process block 1220. At process block 1220, compiler unit 180 determines whether ptr2 is in scope when ptr1 is indirectly read or written. In an embodiment, compiler unit 180 determines whether a pointer has been indirectly read or written through by looking in the matrix formed by performing method 900. If ptr2 is in scope, method 1200 returns "false", at process block 1216, otherwise it returns "true", at process block 1222.

[0059] The corresponding pseudo code is contained in pseudo code block 1308. In pseudo code block 1308, compiler unit 180 determines whether ptr1's base pointer is a restricted pointer and whether ptr2's base pointer is a parameter. If ptr1's base pointer is not a restricted pointer and ptr2's base pointer is not a parameter, pseudo code 1300 returns "true". Otherwise, compiler unit 180 determines whether the value at MATRIX[ROW(x),j] is "true". In an embodiment, the value at MATRIX[*row*, *column*] is the corresponding value stored in the matrix formed by performing the steps in method 900. If MATRIX[ROW(x),j] is true, pseudo code 1300 returns "false". If MATRIX[ROW(x),j] is false, pseudo code 1300 returns "true". When pseudo code 1300 returns "true", the pointers may be aliases.

[0060] A pointer that has no aliases is the only access path to whatever memory locations it is used to access. Compilers that can determine whether pointers are aliases for the same memory location can reliably optimize a code segment. In one embodiment of the invention, only two pointers at a time are checked for aliasing. In another embodiment, each pointer is checked against every other pointer in a code segment for aliasing.

[0061] One form of optimization is instruction reordering. A compiler performs instruction reordering by changing the instruction execution sequence to take advantage of a computer's method for executing instructions. For example, if a computer can perform multiple fetches simultaneously, the compiler may reorder instructions such that the fetches are simultaneously executed first, with the potential benefit of decreasing execution time. However, when instructions are reordered, a compiler must insure that data is not lost, and that results are reliable. For example, if multiple fetches are reordered, a fetch instruction may retrieve data from a memory location that depended upon being updated by subsequent instructions. Therefore, the program may return unreliable results. Thus a compiler must assume data dependences unless it can prove otherwise. Alias analysis is a technique for removing assumed dependences. Alias analysis that considers restricted pointers on inner scopes can often remove more assumed dependences from consideration than analysis that considers only restricted pointers on outer blocks. Having fewer assumed dependences puts fewer constraints on reordering of instructions. Thus the present invention permits greater optimization. One case of particular note is FORTRAN, for which the addresses of formal parameters behave as restricted pointers. FORTRAN, as a source language, has no notion of inner scopes. However, a compiler may "inline" a FORTRAN subroutine f into another routine g, which means to copy the instructions of f into the call site to f inside g. In such a situation, the copied instructions acquire their own inner scope inside the scope of g, which the present invention can exploit.

